MOTOROLA

Semiconductor Products Inc.

M6800 - APPLICATION MANUAL - 1975

TABLE OF CONTENTS

CHAPTER 1
- Introduction to the MC6800 Microprocessor
- System Organization
- MC6800 Family Elements.
- Memory on The Bus.
- I/O on the Bus
- Typical System Configuration
- Memory Allocation
- Hardware Requirements
- Source Statements and Addressing Modes
- Source Statements
- Labels
- Addressing Modes
- Inherent (Includes “Accumulator Addressing” Mode)
- Immediate Addressing Mode
- Direct and Extended Addressing Modes
- Relative Addressing Mode
- Indexed Addressing Mode
- Mode Sélection
- Instruction Set
- Condition Code Register Operations
- Number Systems
- Accumulator and Memory Operations
- Arithmetic Operations
- Logic Operations
- Data Test Operations
- Data Handling Operations
- Program Control Operations
- Index Register/Stack Pointer Operations
- Jump and Branch Operations

CHAPTER 2
- Programming Techniques
- Arithmetic Operation
- Number Systems
- The Condition Code Register
- Overflow
- The Arithmetic Instructions
- Use of Arithmetic Instructions

Addition and Subtraction Routines
Multiplication
Division
Counting and Delay Measurement/Generation
Evaluating Peripheral Control Routines
Service Requests and Programs as Waveforms on a Timing Diagram — Notation Used
Development of Equations and Inequalities Used to Test Successful System Operation
Floppy Disk Data Transfer Routine
Cassette Data Transfer Routine
Utilization of MPU Processing Time
Program Model for Two Prioritized Service Requests
MPU Services Multiple SR's
Serial Data Transfer and Dynamic Refresh Processing
Increasing MPU Processing Efficiency with the Flip-Flop Model for Two "Equal Period SR's"
Use of the Index Register
CHAPTER 3
Input/Output Techniques
Introduction
MC6800 Interrupt Sequences
Interrupt Request (IRQ)
Non Maskable Interrupt (NMI)
Reset (RES)
Software Interrupt (SWI)
Interrupt Prioritizing.
Program Controlled Data Transfers
MC6820 Peripheral Interface Adapter
Input/Output Configuration
Internal Organization.
Addressing and Initialization
System Considerations.
MC6850 Asynchronous Communications Interface Adapter
Input/Output Configuration
Internal Organization
Addressing and Initialization
System Considerations
Input/Output Configuration
Internal Organization
Handshake and Control
Direct Memory Access
CHAPTER 4
M6800 Family Hardware Characteristics

Clock Circuitry for the MC6800
Clock Requirements and Circuitry
Clock Module
Halting the MC6800 and Single Instruction Execution
MC6800 Reset and Interrupt Controls
Three-State Control Line Operation
M6800 Family Interface and Enabling Considerations
M6800 System Hardware Techniques
Interrupt Priority Circuitry
Level Prioritizing
Level Prioritizing
Direct Memory Access (DMA)
DMA Transfers by Halting Processor
DMA Transfers by Cycle Stealing
Multiplexed DMA/MPU Operation
Summary of DMA Techniques
Automatic Reset and Single Cycle Execution Circuitry
Interval Timer
Memory System Design
Interfacing the MC6800 with Slow and Dynamic Memories
2KX8 RAM Memory Design Example
8KX8 Non-Volatile RAM Design Example
Design Considerations When Using Non-Family Memories with the MC6800
CHAPTER 5
Peripheral Control Techniques
Data Input Devices
Keyboards for Manual Entry of Data
Decoded Keyboard for a POS Terminal
Non Encoded Keyboard
Scanning Wand for Capturing Data From Printed Symbols
Universal Product Code (UPC) Symbol
Hardware Requirements
Data Recovery Technique
Wand/MPU Interface
Data Recovery Control Program
Data Output Devices
Control
Characteristics
Hardware/Software Tradeoffs
I/O Configuration
Control Program
Burroughs Self-Scan Display Control
Data Interchange Devices
Introduction to Data Communications

TTY to ACIA Hardware
TTY to ACIA Software
ACIA to Modem Hardware
ACIA to Modem Software
Tape Cassette System
Hardware Description
Software Description
Floppy Disk
Introduction
Overall Considerations
System Hardware/Software Interface
Disk Program Routine Linking Control
Seek and Restore Operations
Read Operation
The Read Operation Interface
Data Recovery
Read Data Logic
Read Operation Program Routine
Write Operation
The Write Operation Interface
Formatter Write Logic
Formatter Error Detect Logic
Write Operation Program Routine
Special Operations — UPC Lookup
Integrated Read/Write Logic
SA900/901 Diskette Storage Drive
Orbis Model 74 Diskette Drive
Cal Comp 140 Diskette Drive
Floppy Disk Program Listings
CHAPTER 6
System Design Techniques
Introduction
Transaction Terminal Définition
Hardware/Software Tradeoffs
Memory Reference I/O vs DMA I/O
Software vs Hardware Peripheral Service Prioritizing
Software vs Hardware Timer
Display With or Without Memory
Transaction Terminal Hardware and Software
Hardware Configuration
Transaction Terminal Software Development
Software Background Preparation
Development of Macro Flow Diagram
Technique of Executive Program Organization

Description of Macro Flow Diagram
Interrupt Control
CHAPTER 7
System Development Tasks
Assembly of the Control Program
M6800 Cross-Assembler Syntax
Line Numbers
Fields of the Source Statement
Labels
Operands
Comments
Accessing a Timeshare Service
Entering a Source Program
Assembling a Source Program
Simulation
Simulator Commands
Operating the Simulator
Macro Commands
Sample Simulated Program
Simulation Results
HELP
Build Virtual Machine
The EXORciser
Hardware Components
Hardware Spécifications
Software Components
EXORciser Control
MAID
Memory Utilization
Hardware Operations and Controls
Combined Hardware/Software
ABORT Button Circuit
RESTART Button Circuit
VMA Inhibit Décoder
Asynchronous Communications Interface
Scope SYNC
Interrupts
NMÏ
RESET
SWI
Hardware Interrupt
Test Signals
Evaluation Module
APPENDIX A: Questions and Answers

Systems Operation
Control
Interrupt Operation
Programming